



[calculatoratoz.com](http://calculatoratoz.com)



[unitsconverters.com](http://unitsconverters.com)

# CMOS Delay Characteristics Formulas

Calculators!

Examples!

Conversions!

Bookmark [calculatoratoz.com](http://calculatoratoz.com), [unitsconverters.com](http://unitsconverters.com)

Widest Coverage of Calculators and Growing - **30,000+ Calculators!**  
Calculate With a Different Unit for Each Variable - **In built Unit Conversion!**  
Widest Collection of Measurements and Units - **250+ Measurements!**

Feel free to SHARE this document with your friends!

[Please leave your feedback here...](#)



# List of 13 CMOS Delay Characteristics Formulas

## CMOS Delay Characteristics

### 1) Delay of 1-Bit Propagate Gates

$$\text{fx } t_{pd} = T_{\text{delay}} - ((N_{\text{gates}} - 1) \cdot t_{AO} + t_{XOR})$$

[Open Calculator !\[\]\(a870788d6ed9b8fd294b7654a8c8526b\_img.jpg\)](#)

$$\text{ex } 70.9\text{ns} = 300\text{ns} - ((10 - 1) \cdot 21.9\text{ns} + 32\text{ns})$$

### 2) Delay of AND-OR Gate in Gray Cell

$$\text{fx } t_{AO} = \frac{T_{\text{delay}} - t_{pd} - t_{XOR}}{N_{\text{gates}} - 1}$$

[Open Calculator !\[\]\(c50c8b7b2cc2cf9ff925edec0ee94c0d\_img.jpg\)](#)

$$\text{ex } 21.88889\text{ns} = \frac{300\text{ns} - 71\text{ns} - 32\text{ns}}{10 - 1}$$

### 3) Delay Rise

$$\text{fx } T_d = t_{ir} + (R_{\text{rise}} \cdot C_d) + (t_{sr} \cdot t_{\text{prev}})$$

[Open Calculator !\[\]\(f60b7a900783ac3fd531bfd9c111be6d\_img.jpg\)](#)

$$\text{ex } 98.484\text{ns} = 2.1\text{ns} + (7.68\text{m}\Omega \cdot 12.55\mu\text{F}) + (100\text{ns} \cdot 5.6\text{ns})$$



4) Edge Rate 

$$fx \quad t_e = \frac{t_r + t_f}{2}$$

Open Calculator 

$$ex \quad 6ns = \frac{2.8ns + 9.2ns}{2}$$

5) Fall Time 

$$fx \quad t_f = 2 \cdot t_e - t_r$$

Open Calculator 

$$ex \quad 9.2ns = 2 \cdot 6ns - 2.8ns$$

6) Normalized Delay 

$$fx \quad d = \frac{t_{pd}}{t_c}$$

Open Calculator 

$$ex \quad 221.1838 = \frac{71ns}{0.321ns}$$

7) Propagation Delay 

$$fx \quad t_{pd} = d \cdot t_c$$

Open Calculator 

$$ex \quad 70.99878ns = 221.18 \cdot 0.321ns$$



## 8) Propagation Delay in Circuit

$$\text{fx } t_{\text{ckt}} = \frac{t_{\text{pHL}} + t_{\text{pLH}}}{2}$$

[Open Calculator !\[\]\(e78f798d4ea5c530c9db49e7d26e6b95\_img.jpg\)](#)

$$\text{ex } 8.16\text{ns} = \frac{7\text{ns} + 9.32\text{ns}}{2}$$

## 9) Propagation Delay without Parasitic Capacitance

$$\text{fx } t_c = \frac{t_{\text{ckt}}}{d}$$

[Open Calculator !\[\]\(05be7c7a8995decd503647c99211f7c2\_img.jpg\)](#)

$$\text{ex } 0.036893\text{ns} = \frac{8.16\text{ns}}{221.18}$$

## 10) Rise Time

$$\text{fx } t_r = 2 \cdot t_e - t_f$$

[Open Calculator !\[\]\(fe3aebe81acea8d45108cd2768939da7\_img.jpg\)](#)

$$\text{ex } 2.8\text{ns} = 2 \cdot 6\text{ns} - 9.2\text{ns}$$

## 11) Small Deviation Delay

$$\text{fx } \Delta T_{\text{out}} = K_{\text{vcdl}} \cdot \Delta V_{\text{ctrl}}$$

[Open Calculator !\[\]\(899d8b7697d64725bf017d3296cfcf1b\_img.jpg\)](#)

$$\text{ex } 8 = 4 \cdot 2\text{V}$$



## 12) VCDL Gain

$$\text{fx } K_{\text{vcdl}} = \frac{\Delta T_{\text{out}}}{\Delta V_{\text{ctrl}}}$$

[Open Calculator !\[\]\(e2376d476d06eb31946dc01a69a4403a\_img.jpg\)](#)

$$\text{ex } 4 = \frac{8}{2\text{V}}$$

## 13) Voltage-Controlled Delay Line

$$\text{fx } \Delta V_{\text{ctrl}} = \frac{\Delta T_{\text{out}}}{K_{\text{vcdl}}}$$

[Open Calculator !\[\]\(0b5e7e25e8775f7e7e80906ada4f0021\_img.jpg\)](#)

$$\text{ex } 2\text{V} = \frac{8}{4}$$



## Variables Used





- $C_d$  Delay Capacitance (Microfarad)
- $d$  Normalized Delay
- $K_{vcdl}$  VCDL Gain
- $N_{gates}$  Gates on Critical Path
- $R_{rise}$  Rise Resistance (Milliohm)
- $t_{AO}$  Delay of AND OR Gate (Nanosecond)
- $t_c$  Propagation Delay Capaitance (Nanosecond)
- $t_{ckt}$  Circuit Propagation Delay (Nanosecond)
- $T_d$  Delay Rise (Nanosecond)
- $T_{delay}$  Critical Path Delay (Nanosecond)
- $t_e$  Edge Rate (Nanosecond)
- $t_f$  Fall Time (Nanosecond)
- $t_{ir}$  Intrinsic Rise Delay (Nanosecond)
- $t_{pd}$  Total Propagation Delay (Nanosecond)
- $t_{pHL}$  Propagation Delay High to Low (Nanosecond)
- $t_{pLH}$  Propagation Delay Low to High (Nanosecond)
- $t_{prev}$  Delay Previous (Nanosecond)
- $t_r$  Rise Time (Nanosecond)
- $t_{sr}$  Slope Rise (Nanosecond)
- $t_{XOR}$  XOR Gate Delay (Nanosecond)



- $\Delta T_{\text{out}}$  Small Deviation Delay
- $\Delta V_{\text{ctrl}}$  Voltage-Controlled Delay Line (Volt)










## Constants, Functions, Measurements used

- **Measurement: Time** in Nanosecond (ns)  
*Time Unit Conversion* 
- **Measurement: Capacitance** in Microfarad ( $\mu\text{F}$ )  
*Capacitance Unit Conversion* 
- **Measurement: Electric Resistance** in Milliohm ( $\text{m}\Omega$ )  
*Electric Resistance Unit Conversion* 
- **Measurement: Electric Potential** in Volt (V)  
*Electric Potential Unit Conversion* 





## Check other formula lists

- [Array Datapath Subsystem Formulas](#) 
- [CMOS Circuit Characteristics Formulas](#) 
- [CMOS Delay Characteristics Formulas](#) 
- [CMOS Design Characteristics Formulas](#) 
- [CMOS Power Metrics Formulas](#) 
- [Logical Circuits Formulas](#) 
- [Special Purpose Subsystem Formulas](#) 

Feel free to SHARE this document with your friends!

## PDF Available in

[English](#) [Spanish](#) [French](#) [German](#) [Russian](#) [Italian](#) [Portuguese](#) [Polish](#) [Dutch](#)

10/31/2023 | 4:51:40 AM UTC

[Please leave your feedback here...](#)

