Group Propagation Delay Calculator

↳

Electronics

Chemical Engineering

Civil

Electrical

Electronics and Instrumentation

Materials Science

Mechanical

Production Engineering

⤿

Array Datapath Subsystem

CMOS Circuit Characteristics

CMOS Delay Characteristics

CMOS Design Characteristics

CMOS Inverters

CMOS Power Metrics

CMOS Special Purpose Subsystem

CMOS Time Characteristics

✖Tree Adder Delay is the delay in the circuit and is denoted by T_tree symbol.ⓘ Tree Adder Delay [t_tree]			+10% -10%
✖Absolute Frequency is the number of occurrences of a particular data point in a dataset. It represents the actual count or tally of how many times a specific value appears in the data.ⓘ Absolute Frequency [f_abs]			+10% -10%
✖AND-OR Gate Delay in the gray cell is defined as the delay in the computing time in AND/OR gate when logic is passed through it.ⓘ AND-OR Gate Delay [T_ao]			+10% -10%
✖XOR Delay is the propagation delay of XOR gate.ⓘ XOR Delay [T_xor]			+10% -10%

✖Propagation delay typically refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state.ⓘ Group Propagation Delay [t_pg]

⎘ Copy

👎

Formula

✖

Group Propagation Delay

Formula

`"t"_{"pg"} = "t"_{"tree"}-(log2("f"_{"abs"})*"T"_{"ao"}+"T"_{"xor"})`

Example

`"8.000047ns"="16.3ns"-(log2("10Hz")*"2.05ns"+"1.49ns")`

Calculator

LaTeX

Reset

👍

Download Array Datapath Subsystem Formulas PDF PDF Image

Group Propagation Delay Solution

STEP 0: Pre-Calculation Summary

Formula Used

Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay)
t_pg = t_tree-(log2(f_abs)*T_ao+T_xor)
This formula uses 1 Functions, 5 Variables

Functions Used

log2 - The binary logarithm (or log base 2) is the power to which the number 2 must be raised to obtain the value n., log2(Number)

Variables Used

Propagation Delay - (Measured in Second) - Propagation delay typically refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state.
Tree Adder Delay - (Measured in Second) - Tree Adder Delay is the delay in the circuit and is denoted by T_tree symbol.
Absolute Frequency - (Measured in Hertz) - Absolute Frequency is the number of occurrences of a particular data point in a dataset. It represents the actual count or tally of how many times a specific value appears in the data.
AND-OR Gate Delay - (Measured in Second) - AND-OR Gate Delay in the gray cell is defined as the delay in the computing time in AND/OR gate when logic is passed through it.
XOR Delay - (Measured in Second) - XOR Delay is the propagation delay of XOR gate.

STEP 1: Convert Input(s) to Base Unit

Tree Adder Delay: 16.3 Nanosecond --> 1.63E-08 Second (Check conversion here)
Absolute Frequency: 10 Hertz --> 10 Hertz No Conversion Required
AND-OR Gate Delay: 2.05 Nanosecond --> 2.05E-09 Second (Check conversion here)
XOR Delay: 1.49 Nanosecond --> 1.49E-09 Second (Check conversion here)

STEP 2: Evaluate Formula

Substituting Input Values in Formula

t_pg = t_tree-(log2(f_abs)*T_ao+T_xor) --> 1.63E-08-(log2(10)*2.05E-09+1.49E-09)

Evaluating ... ...

t_pg = 8.00004740548091E-09

STEP 3: Convert Result to Output's Unit

8.00004740548091E-09 Second -->8.00004740548091 Nanosecond (Check conversion here)

FINAL ANSWER

8.00004740548091 ≈ 8.000047 Nanosecond <-- Propagation Delay

(Calculation completed in 00.004 seconds)

You are here -

Home » Engineering » Electronics » CMOS Design and Applications » Array Datapath Subsystem » Group Propagation Delay

Credits

Created by Shobhit Dimri

Bipin Tripathi Kumaon Institute of Technology (BTKIT), Dwarahat

Shobhit Dimri has created this Calculator and 900+ more calculators!

Verified by Urvi Rathod

Vishwakarma Government Engineering College (VGEC), Ahmedabad

Urvi Rathod has verified this Calculator and 1900+ more calculators!

< 19 Array Datapath Subsystem Calculators

Carry-Looker Adder Delay

Go Carry-Looker Adder Delay = Propagation Delay+Group Propagation Delay+((N-Input AND Gate-1)+(K-Input AND Gate-1))*AND-OR Gate Delay+XOR Delay

Multiplexer Delay

Go Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1)

Carry-Skip Adder Delay

Go Carry-Skip Adder Delay = Propagation Delay+2*(N-Input AND Gate-1)*AND-OR Gate Delay+(K-Input AND Gate-1)*Multiplexer Delay+XOR Delay

Carry-Increamentor Adder Delay

Go Carry-Incrementor Adder Delay = Propagation Delay+Group Propagation Delay+(K-Input AND Gate-1)*AND-OR Gate Delay+XOR Delay

Critical Delay in Gates

Go Critical Delay in Gates = Propagation Delay+(N-Input AND Gate+(K-Input AND Gate-2))*AND-OR Gate Delay+Multiplexer Delay

Group Propagation Delay

Go Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay)

Tree Adder Delay

Go Tree Adder Delay = Propagation Delay+log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay

Cell Capacitance

Go Cell Capacitance = (Bit Capacitance*2*Voltage Swing on Bitline)/(Positive Voltage-(Voltage Swing on Bitline*2))

Bit Capacitance

Go Bit Capacitance = ((Positive Voltage*Cell Capacitance)/(2*Voltage Swing on Bitline))-Cell Capacitance

Voltage Swing On Bitline

Go Voltage Swing on Bitline = (Positive Voltage/2)*Cell Capacitance/(Cell Capacitance+Bit Capacitance)

Ground Capacitance

Go Ground Capacitance = ((Agressor Voltage*Adjacent Capacitance)/Victim Voltage)-Adjacent Capacitance

'XOR' Delay

Go XOR Delay = Ripple Time-(Propagation Delay+(Gates on Critical Path-1)*AND-OR Gate Delay)

Carry-Ripple Adder Critical Path Delay

Go Ripple Time = Propagation Delay+(Gates on Critical Path-1)*AND-OR Gate Delay+XOR Delay

Area of Memory Containing N Bits

Go Area of Memory Cell = (Area of One Bit Memory Cell*Absolute Frequency)/Array Efficiency

Area of Memory Cell

Go Area of One Bit Memory Cell = (Array Efficiency*Area of Memory Cell)/Absolute Frequency

Array Efficiency

Go Array Efficiency = (Area of One Bit Memory Cell*Absolute Frequency)/Area of Memory Cell

N-Bit Carry-Skip Adder

Go N-bit Carry Skip Adder = N-Input AND Gate*K-Input AND Gate

K-Input 'And' Gate

Go K-Input AND Gate = N-bit Carry Skip Adder/N-Input AND Gate

N-Input 'And' Gate

Go N-Input AND Gate = N-bit Carry Skip Adder/K-Input AND Gate

Group Propagation Delay Formula

Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay)
t_pg = t_tree-(log2(f_abs)*T_ao+T_xor)

What is carry-look ahead adder(CLA)?

Carry-lookahead adder(CLA) is similar to the carry-skip adder, but computes group generate signals as well as group propagate signals to avoid waiting for a ripple to determine if the first group generates a carry.

How to Calculate Group Propagation Delay?

Group Propagation Delay calculator uses Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay) to calculate the Propagation Delay, The Group Propagation delay formula is calculated for the devices(amplifier or telecommunications system), where group delay and phase delay are device performance properties that help to characterize time delay. It is the amount of time for the various frequency components of a signal to pass through the device from input to output. Propagation Delay is denoted by t_pg symbol.

How to calculate Group Propagation Delay using this online calculator? To use this online calculator for Group Propagation Delay, enter Tree Adder Delay (t_tree), Absolute Frequency (f_abs), AND-OR Gate Delay (T_ao) & XOR Delay (T_xor) and hit the calculate button. Here is how the Group Propagation Delay calculation can be explained with given input values -> 8E+9 = 1.63E-08-(log2(10)*2.05E-09+1.49E-09).

FAQ

What is Group Propagation Delay?

The Group Propagation delay formula is calculated for the devices(amplifier or telecommunications system), where group delay and phase delay are device performance properties that help to characterize time delay. It is the amount of time for the various frequency components of a signal to pass through the device from input to output and is represented as t_pg = t_tree-(log2(f_abs)*T_ao+T_xor) or Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay). Tree Adder Delay is the delay in the circuit and is denoted by T_tree symbol, Absolute Frequency is the number of occurrences of a particular data point in a dataset. It represents the actual count or tally of how many times a specific value appears in the data, AND-OR Gate Delay in the gray cell is defined as the delay in the computing time in AND/OR gate when logic is passed through it & XOR Delay is the propagation delay of XOR gate.

How to calculate Group Propagation Delay?

The Group Propagation delay formula is calculated for the devices(amplifier or telecommunications system), where group delay and phase delay are device performance properties that help to characterize time delay. It is the amount of time for the various frequency components of a signal to pass through the device from input to output is calculated using Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay). To calculate Group Propagation Delay, you need Tree Adder Delay (t_tree), Absolute Frequency (f_abs), AND-OR Gate Delay (T_ao) & XOR Delay (T_xor). With our tool, you need to enter the respective value for Tree Adder Delay, Absolute Frequency, AND-OR Gate Delay & XOR Delay and hit the calculate button. You can also select the units (if any) for Input(s) and the Output as well.

Home

FREE PDFs

🔍 Search