Setup Time at High Logic Calculator

↳

Electronics

Chemical Engineering

Civil

Electrical

Electronics and Instrumentation

Materials Science

Mechanical

Production Engineering

⤿

CMOS Time Characteristics

Array Datapath Subsystem

CMOS Circuit Characteristics

CMOS Delay Characteristics

CMOS Design Characteristics

CMOS Inverters

CMOS Power Metrics

CMOS Special Purpose Subsystem

✖Aperture Time for Rising Input is defined as the time during the input when the logic rises to 1 or high output.ⓘ Aperture Time for Rising Input [t_ar]			+10% -10%
✖Hold Time at Low logic is defined as the hold time at which logic or output falls to low or 0.ⓘ Hold Time at Low Logic [T_hold0]			+10% -10%

✖Setup Time at high logic is defined as the setup time when the logic is at the high output.ⓘ Setup Time at High Logic [T_setup1]

⎘ Copy

👎

Formula

✖

Setup Time at High Logic

Formula

`"T"_{"setup1"} = "t"_{"ar"}-"T"_{"hold0"}`

Example

`"5ns"="14ns"-"9ns"`

Calculator

LaTeX

Reset

👍

Download CMOS Time Characteristics Formulas PDF PDF Image

Setup Time at High Logic Solution

STEP 0: Pre-Calculation Summary

Formula Used

Setup Time at High Logic = Aperture Time for Rising Input-Hold Time at Low Logic
T_setup1 = t_ar-T_hold0
This formula uses 3 Variables

Variables Used

Setup Time at High Logic - (Measured in Second) - Setup Time at high logic is defined as the setup time when the logic is at the high output.
Aperture Time for Rising Input - (Measured in Second) - Aperture Time for Rising Input is defined as the time during the input when the logic rises to 1 or high output.
Hold Time at Low Logic - (Measured in Second) - Hold Time at Low logic is defined as the hold time at which logic or output falls to low or 0.

STEP 1: Convert Input(s) to Base Unit

Aperture Time for Rising Input: 14 Nanosecond --> 1.4E-08 Second (Check conversion here)
Hold Time at Low Logic: 9 Nanosecond --> 9E-09 Second (Check conversion here)

STEP 2: Evaluate Formula

Substituting Input Values in Formula

T_setup1 = t_ar-T_hold0 --> 1.4E-08-9E-09

Evaluating ... ...

T_setup1 = 5E-09

STEP 3: Convert Result to Output's Unit

5E-09 Second -->5 Nanosecond (Check conversion here)

FINAL ANSWER

5 Nanosecond <-- Setup Time at High Logic

(Calculation completed in 00.004 seconds)

You are here -

Home » Engineering » Electronics » CMOS Design and Applications » CMOS Time Characteristics » Setup Time at High Logic

Credits

Created by Shobhit Dimri

Bipin Tripathi Kumaon Institute of Technology (BTKIT), Dwarahat

Shobhit Dimri has created this Calculator and 900+ more calculators!

Verified by Urvi Rathod

Vishwakarma Government Engineering College (VGEC), Ahmedabad

Urvi Rathod has verified this Calculator and 1900+ more calculators!

< 17 CMOS Time Characteristics Calculators

XOR Voltage NAND Gate

Go XOR Voltage Nand Gate = (Capacitance 2*Base Collector Voltage)/(Capacitance 1+Capacitance 2)

XOR Phase Detector Phase with reference to Detector Current

Go XOR Phase Detector Phase = XOR Phase Detector Current/XOR Phase Detector Average Voltage

Phase Detector Average Voltage

Go XOR Phase Detector Average Voltage = XOR Phase Detector Current/XOR Phase Detector Phase

XOR Phase Detector Voltage

Go XOR Phase Detector Voltage = XOR Phase Detector Phase*XOR Phase Detector Average Voltage

XOR Phase Detector Current

Go XOR Phase Detector Current = XOR Phase Detector Phase*XOR Phase Detector Average Voltage

XOR Phase Detector Phase

Go XOR Phase Detector Phase = XOR Phase Detector Voltage/XOR Phase Detector Average Voltage

Aperture Time for Falling Input

Go Aperture Time for Falling Input = Setup Time at Low Logic+Hold Time at High Logic

Setup Time at Low Logic

Go Setup Time at Low Logic = Aperture Time for Falling Input-Hold Time at High Logic

Hold Time at High logic

Go Hold Time at High Logic = Aperture Time for Falling Input-Setup Time at Low Logic

Aperture Time for Rising Input

Go Aperture Time for Rising Input = Setup Time at High Logic+Hold Time at Low Logic

Setup Time at High Logic

Go Setup Time at High Logic = Aperture Time for Rising Input-Hold Time at Low Logic

Hold Time at Low logic

Go Hold Time at Low Logic = Aperture Time for Rising Input-Setup Time at High Logic

Small Signal Offset Voltage

Go Small Signal Offset Voltage = Initial Node Voltage-Metastable Voltage

Initial Voltage of Node A

Go Initial Node Voltage = Metastable Voltage+Small Signal Offset Voltage

Metastable Voltage

Go Metastable Voltage = Initial Node Voltage-Small Signal Offset Voltage

Probability of Synchronizer Failure

Go Probability of Synchronizer Failure = 1/Acceptable MTBF

Acceptable MTBF

Go Acceptable MTBF = 1/Probability of Synchronizer Failure

Setup Time at High Logic Formula

Setup Time at High Logic = Aperture Time for Rising Input-Hold Time at Low Logic
T_setup1 = t_ar-T_hold0

What is setup times tsetup0 and tsetup1?

In general, the delays will differ for inputs of 0 and 1. The setup times tsetup0 and tsetup1 are the times that D must fall or rise, respectively, before the clock so that the data is properly captured with the least possible tDQ.

How to Calculate Setup Time at High Logic?

Setup Time at High Logic calculator uses Setup Time at High Logic = Aperture Time for Rising Input-Hold Time at Low Logic to calculate the Setup Time at High Logic, Setup Time at high logic is defined as the setup time when the logic is at the high output. Setup Time at High Logic is denoted by T_setup1 symbol.

How to calculate Setup Time at High Logic using this online calculator? To use this online calculator for Setup Time at High Logic, enter Aperture Time for Rising Input (t_ar) & Hold Time at Low Logic (T_hold0) and hit the calculate button. Here is how the Setup Time at High Logic calculation can be explained with given input values -> 5E+9 = 1.4E-08-9E-09.

FAQ

What is Setup Time at High Logic?

Setup Time at high logic is defined as the setup time when the logic is at the high output and is represented as T_setup1 = t_ar-T_hold0 or Setup Time at High Logic = Aperture Time for Rising Input-Hold Time at Low Logic. Aperture Time for Rising Input is defined as the time during the input when the logic rises to 1 or high output & Hold Time at Low logic is defined as the hold time at which logic or output falls to low or 0.

How to calculate Setup Time at High Logic?

Setup Time at high logic is defined as the setup time when the logic is at the high output is calculated using Setup Time at High Logic = Aperture Time for Rising Input-Hold Time at Low Logic. To calculate Setup Time at High Logic, you need Aperture Time for Rising Input (t_ar) & Hold Time at Low Logic (T_hold0). With our tool, you need to enter the respective value for Aperture Time for Rising Input & Hold Time at Low Logic and hit the calculate button. You can also select the units (if any) for Input(s) and the Output as well.

Home

FREE PDFs

🔍 Search