Multiplexer Delay Calculator

↳

Electronics

Chemical Engineering

Civil

Electrical

Electronics and Instrumentation

Materials Science

Mechanical

Production Engineering

⤿

Array Datapath Subsystem

CMOS Circuit Characteristics

CMOS Delay Characteristics

CMOS Design Characteristics

CMOS Inverters

CMOS Power Metrics

CMOS Special Purpose Subsystem

CMOS Time Characteristics

✖Carry-Skip Adder Delay the critical path of CPAs considered so far involves a gate or transistor for each bit of the adder, which can be slow for large adders.ⓘ Carry-Skip Adder Delay [T_skip]			+10% -10%
✖Propagation delay typically refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state.ⓘ Propagation Delay [t_pg]			+10% -10%
✖N-input AND gate is defined as the number of inputs in the AND logic gate for the desirable output.ⓘ N-Input AND Gate [n]			+10% -10%
✖AND-OR Gate Delay in the gray cell is defined as the delay in the computing time in AND/OR gate when logic is passed through it.ⓘ AND-OR Gate Delay [T_ao]			+10% -10%
✖XOR Delay is the propagation delay of XOR gate.ⓘ XOR Delay [T_xor]			+10% -10%
✖K-input AND gate is defined as the kth input in the AND gate among the logical gates.ⓘ K-Input AND Gate [K]			+10% -10%

✖Multiplexer Delay is the propagation delay of the multiplexer. It exhibits a minimum number of pmos and nmos, minimum delay, and minimum power dissipation.ⓘ Multiplexer Delay [t_mux]

⎘ Copy

👎

Formula

✖

Multiplexer Delay

Formula

`"t"_{"mux"} = ("T"_{"skip"}-("t"_{"pg"}+(2*("n"-1)*"T"_{"ao"})-"T"_{"xor"}))/("K"-1)`

Example

`"3.946667ns"=("34.3ns"-("8.01ns"+(2*("2"-1)*"2.05ns")-"1.49ns"))/("7"-1)`

Calculator

LaTeX

Reset

👍

Download Array Datapath Subsystem Formulas PDF PDF Image

Multiplexer Delay Solution

STEP 0: Pre-Calculation Summary

Formula Used

Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1)
t_mux = (T_skip-(t_pg+(2*(n-1)*T_ao)-T_xor))/(K-1)
This formula uses 7 Variables

Variables Used

Multiplexer Delay - (Measured in Second) - Multiplexer Delay is the propagation delay of the multiplexer. It exhibits a minimum number of pmos and nmos, minimum delay, and minimum power dissipation.
Carry-Skip Adder Delay - (Measured in Second) - Carry-Skip Adder Delay the critical path of CPAs considered so far involves a gate or transistor for each bit of the adder, which can be slow for large adders.
Propagation Delay - (Measured in Second) - Propagation delay typically refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state.
N-Input AND Gate - N-input AND gate is defined as the number of inputs in the AND logic gate for the desirable output.
AND-OR Gate Delay - (Measured in Second) - AND-OR Gate Delay in the gray cell is defined as the delay in the computing time in AND/OR gate when logic is passed through it.
XOR Delay - (Measured in Second) - XOR Delay is the propagation delay of XOR gate.
K-Input AND Gate - K-input AND gate is defined as the kth input in the AND gate among the logical gates.

STEP 1: Convert Input(s) to Base Unit

Carry-Skip Adder Delay: 34.3 Nanosecond --> 3.43E-08 Second (Check conversion here)
Propagation Delay: 8.01 Nanosecond --> 8.01E-09 Second (Check conversion here)
N-Input AND Gate: 2 --> No Conversion Required
AND-OR Gate Delay: 2.05 Nanosecond --> 2.05E-09 Second (Check conversion here)
XOR Delay: 1.49 Nanosecond --> 1.49E-09 Second (Check conversion here)
K-Input AND Gate: 7 --> No Conversion Required

STEP 2: Evaluate Formula

Substituting Input Values in Formula

t_mux = (T_skip-(t_pg+(2*(n-1)*T_ao)-T_xor))/(K-1) --> (3.43E-08-(8.01E-09+(2*(2-1)*2.05E-09)-1.49E-09))/(7-1)

Evaluating ... ...

t_mux = 3.94666666666667E-09

STEP 3: Convert Result to Output's Unit

3.94666666666667E-09 Second -->3.94666666666667 Nanosecond (Check conversion here)

FINAL ANSWER

3.94666666666667 ≈ 3.946667 Nanosecond <-- Multiplexer Delay

(Calculation completed in 00.004 seconds)

You are here -

Home » Engineering » Electronics » CMOS Design and Applications » Array Datapath Subsystem » Multiplexer Delay

Credits

Created by Shobhit Dimri

Bipin Tripathi Kumaon Institute of Technology (BTKIT), Dwarahat

Shobhit Dimri has created this Calculator and 900+ more calculators!

Verified by Urvi Rathod

Vishwakarma Government Engineering College (VGEC), Ahmedabad

Urvi Rathod has verified this Calculator and 1900+ more calculators!

< 19 Array Datapath Subsystem Calculators

Carry-Looker Adder Delay

Go Carry-Looker Adder Delay = Propagation Delay+Group Propagation Delay+((N-Input AND Gate-1)+(K-Input AND Gate-1))*AND-OR Gate Delay+XOR Delay

Multiplexer Delay

Go Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1)

Carry-Skip Adder Delay

Go Carry-Skip Adder Delay = Propagation Delay+2*(N-Input AND Gate-1)*AND-OR Gate Delay+(K-Input AND Gate-1)*Multiplexer Delay+XOR Delay

Carry-Increamentor Adder Delay

Go Carry-Incrementor Adder Delay = Propagation Delay+Group Propagation Delay+(K-Input AND Gate-1)*AND-OR Gate Delay+XOR Delay

Critical Delay in Gates

Go Critical Delay in Gates = Propagation Delay+(N-Input AND Gate+(K-Input AND Gate-2))*AND-OR Gate Delay+Multiplexer Delay

Group Propagation Delay

Go Propagation Delay = Tree Adder Delay-(log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay)

Tree Adder Delay

Go Tree Adder Delay = Propagation Delay+log2(Absolute Frequency)*AND-OR Gate Delay+XOR Delay

Cell Capacitance

Go Cell Capacitance = (Bit Capacitance*2*Voltage Swing on Bitline)/(Positive Voltage-(Voltage Swing on Bitline*2))

Bit Capacitance

Go Bit Capacitance = ((Positive Voltage*Cell Capacitance)/(2*Voltage Swing on Bitline))-Cell Capacitance

Voltage Swing On Bitline

Go Voltage Swing on Bitline = (Positive Voltage/2)*Cell Capacitance/(Cell Capacitance+Bit Capacitance)

Ground Capacitance

Go Ground Capacitance = ((Agressor Voltage*Adjacent Capacitance)/Victim Voltage)-Adjacent Capacitance

'XOR' Delay

Go XOR Delay = Ripple Time-(Propagation Delay+(Gates on Critical Path-1)*AND-OR Gate Delay)

Carry-Ripple Adder Critical Path Delay

Go Ripple Time = Propagation Delay+(Gates on Critical Path-1)*AND-OR Gate Delay+XOR Delay

Area of Memory Containing N Bits

Go Area of Memory Cell = (Area of One Bit Memory Cell*Absolute Frequency)/Array Efficiency

Area of Memory Cell

Go Area of One Bit Memory Cell = (Array Efficiency*Area of Memory Cell)/Absolute Frequency

Array Efficiency

Go Array Efficiency = (Area of One Bit Memory Cell*Absolute Frequency)/Area of Memory Cell

N-Bit Carry-Skip Adder

Go N-bit Carry Skip Adder = N-Input AND Gate*K-Input AND Gate

K-Input 'And' Gate

Go K-Input AND Gate = N-bit Carry Skip Adder/N-Input AND Gate

N-Input 'And' Gate

Go N-Input AND Gate = N-bit Carry Skip Adder/K-Input AND Gate

Multiplexer Delay Formula

Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1)
t_mux = (T_skip-(t_pg+(2*(n-1)*T_ao)-T_xor))/(K-1)

What is charge sharing? Explain the charge sharing problem while sampling data from a Bus?

In the serially connected NMOS logic the input capacitance of each gate shares the charge with the load capacitance by which the logical levels drastically mismatched than that of the desired once. To eliminate this, load capacitance must be very high compared to the input capacitance of the gates (approximately 10 times).

How to Calculate Multiplexer Delay?

Multiplexer Delay calculator uses Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1) to calculate the Multiplexer Delay, The Multiplexer Delay formula is defined as the data to output propagation delay in these multiplexers is too long primarily due to the relatively large amount of capacitance associated with the collector(s). Multiplexer Delay is denoted by t_mux symbol.

How to calculate Multiplexer Delay using this online calculator? To use this online calculator for Multiplexer Delay, enter Carry-Skip Adder Delay (T_skip), Propagation Delay (t_pg), N-Input AND Gate (n), AND-OR Gate Delay (T_ao), XOR Delay (T_xor) & K-Input AND Gate (K) and hit the calculate button. Here is how the Multiplexer Delay calculation can be explained with given input values -> 4E+9 = (3.43E-08-(8.01E-09+(2*(2-1)*2.05E-09)-1.49E-09))/(7-1).

FAQ

What is Multiplexer Delay?

The Multiplexer Delay formula is defined as the data to output propagation delay in these multiplexers is too long primarily due to the relatively large amount of capacitance associated with the collector(s) and is represented as t_mux = (T_skip-(t_pg+(2*(n-1)*T_ao)-T_xor))/(K-1) or Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1). Carry-Skip Adder Delay the critical path of CPAs considered so far involves a gate or transistor for each bit of the adder, which can be slow for large adders, Propagation delay typically refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state, N-input AND gate is defined as the number of inputs in the AND logic gate for the desirable output, AND-OR Gate Delay in the gray cell is defined as the delay in the computing time in AND/OR gate when logic is passed through it, XOR Delay is the propagation delay of XOR gate & K-input AND gate is defined as the kth input in the AND gate among the logical gates.

How to calculate Multiplexer Delay?

The Multiplexer Delay formula is defined as the data to output propagation delay in these multiplexers is too long primarily due to the relatively large amount of capacitance associated with the collector(s) is calculated using Multiplexer Delay = (Carry-Skip Adder Delay-(Propagation Delay+(2*(N-Input AND Gate-1)*AND-OR Gate Delay)-XOR Delay))/(K-Input AND Gate-1). To calculate Multiplexer Delay, you need Carry-Skip Adder Delay (T_skip), Propagation Delay (t_pg), N-Input AND Gate (n), AND-OR Gate Delay (T_ao), XOR Delay (T_xor) & K-Input AND Gate (K). With our tool, you need to enter the respective value for Carry-Skip Adder Delay, Propagation Delay, N-Input AND Gate, AND-OR Gate Delay, XOR Delay & K-Input AND Gate and hit the calculate button. You can also select the units (if any) for Input(s) and the Output as well.

Home

FREE PDFs

🔍 Search